Skip to content
@darklife

Darklife

Research Foundation

Pinned Loading

  1. darkriscv darkriscv Public

    opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

    Verilog 2.6k 332

Repositories

Showing 8 of 8 repositories
  • liquidfire Public

    LiquidFire OS for 680x0, 683xx and ColdFire

    darklife/liquidfire's past year of commit activity
    C 0 0 0 0 Updated Nov 11, 2026
  • xstep3 Public

    XSTEP X11 toolkit

    darklife/xstep3's past year of commit activity
    C 0 LGPL-2.1 0 0 0 Updated Nov 11, 2026
  • xstep4 Public

    XSTEP X11 toolkit

    darklife/xstep4's past year of commit activity
    C 0 0 0 0 Updated Nov 11, 2026
  • darkriscv Public

    opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

    darklife/darkriscv's past year of commit activity
    Verilog 2,640 BSD-3-Clause 332 5 1 Updated Nov 8, 2026
  • rustv Public

    April 1st RISC-V processor fully designed in Rust!

    darklife/rustv's past year of commit activity
    Rust 13 BSD-3-Clause 1 0 0 Updated Jun 6, 2026
  • hc908rtos Public

    cooperative RTOS for HC908 microcontrollers

    darklife/hc908rtos's past year of commit activity
    C 5 BSD-3-Clause 0 1 0 Updated Aug 5, 2024
  • darkdocs Public

    Darklife related documents

    darklife/darkdocs's past year of commit activity
    0 BSD-3-Clause 0 0 0 Updated Aug 6, 2023
  • udarkrisc Public

    u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV

    darklife/udarkrisc's past year of commit activity
    Verilog 21 BSD-3-Clause 4 0 0 Updated Jul 25, 2023

Top languages

C Verilog Rust

Most used topics

core fpga verilog